


F r l a q

CONFIDENTIAL





—

[illegible][illegible]




Figure 2




Figure 3

Figure 4




Figure 5




Figure 6






Figure 7




Figure 8





Figure 9



2006/12/03

STATGE[0] :: fs  
input = ((6),i(5),i(4),i(3)) - ((2),i(1),i(0)) - ((6),i(5),i(4),i(3),i(2),i(1),i(0))  
output = ((6),i(5),i(4),i(3))  
STATGE[1] :: ms1  
input = ((6),i(5),i(4),i(3))  
output = ((6),i(5),i(4),i(3))  
STATGE[2] :: ms2  
input = ((6),i(5),i(4),i(3))  
output = ((6),i(5),i(4),i(3))  
STATGE[3] :: fs  
input = ((6),i(5),i(4),i(3))  
output = ((6),i(5),i(4),i(3)) - ((2),i(1),i(0)) - ((6),i(5),i(4),i(3),i(2),i(1),i(0))

10 (a) Initial step 0

STATGE[0] :: fs  
input = ((6),i(5),i(4),i(3)) - ((2),i(1),i(0)) - ((6),i(5),i(4),i(3),i(2),i(1),i(0))  
output = ((6),i(5),i(4),i(3)) - ((a, b, c)) -  
STATGE[1] :: ms1  
input = ((6),i(5),i(4),i(3)) - ((6),i(5),i(4)) -  
output = ((6),i(5),i(4)) - ((d, e, j(6)) -  
STATGE[2] :: ms2  
input = ((6),i(5),i(4),i(3)) - ((6),i(5),i(4),i(3)) -  
output = ((6),i(5),i(4),i(3)) - ((6),i(5),i(4),i(3)) -  
STATGE[3] :: fs  
input = ((6),i(5),i(4),i(3)) - ((6),i(5),i(4),i(3)) - ((6),i(5),i(4),i(3),i(2),i(1),i(0))  
output = ((6),i(5),i(4),i(3)) - ((6),i(5),i(4),i(3),i(2),i(1),i(0))

10 (c) Step 2

10 (b) Step 1

STATGE[0] :: fs  
input = ((6),i(5),i(4),i(3)) - ((2),i(1),i(0)) - ((6),i(5),i(4),i(3),i(2),i(1),i(0))  
output = ((6),i(5),i(4),i(3)) - ((a, b, c)) -  
STATGE[1] :: ms1  
input = ((6),i(5),i(4),i(3)) - ((6),i(5),i(4)) -  
output = ((6),i(5),i(4)) - ((d, e, j(6)) -  
STATGE[2] :: ms2  
input = ((6),i(5),i(4),i(3)) - ((6),i(5),i(4),i(3)) -  
output = ((6),i(5),i(4),i(3)) - ((6),i(5),i(4),i(3)) -  
STATGE[3] :: fs  
input = ((6),i(5),i(4),i(3)) - ((6),i(5),i(4),i(3)) - ((6),i(5),i(4),i(3),i(2),i(1),i(0))  
output = ((6),i(5),i(4),i(3)) - ((6),i(5),i(4),i(3),i(2),i(1),i(0))

10 (d) Physical restriction bit assignment

Fig. 10

50001.2103

## Data VCI Setup




FIG. 11

50001. 2103

# Middle Stages (on switch fabric) VCI Setup




FIG. 12

Data VCI setup within the fabric (for middle stage DPCs)

50001. 2103

# First Stage (on board) VCI Setup




FIG. 13

First stage VCI setup on the board

50001. 2103

# Last Stage (on board) VCI Setup




FIG. 14

Last stage VCI setup on the board